Incremental preloading in an analog-to-digital converter
US10038452B2 · kind B2 · utility
0Cited by
9References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jul 13, 2017 |
| Grant date | Jul 31, 2018 |
| Priority date | — |
| Expiry date | Jul 13, 2037 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M1/804
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
During operation of a SAR ADC, several of the MSBs can be preloaded with predetermined bit decisions prior to carrying out bit trials. A system and method can be provided for incrementally preloading the predetermined bit decisions such as to maintain voltages present at comparator inputs within a limited range of acceptable input voltages.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.