High-speed CMOS camera
US10057521B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 11, 2016 |
| Grant date | Aug 21, 2018 |
| Priority date | — |
| Expiry date | Oct 5, 2036 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10F39/811
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A high-speed CMOS camera includes an array of pixel circuits coupled to a photodiode array, an oscillator circuit, and a pattern generator circuit. The pattern generator circuit includes a high speed shift register and a non-overlap generator. The shift register is programmable to produce a pulse train of trigger pulses that defines an interframe and a frame's shutter duration. The non-overlap generator deserializes the incoming pulse train of trigger pulses, and it produces a time-separated reset pulse based on the pulse train of trigger pulses. The shift register is configured to permit the frame durations and the interframe times to be selected arbitrarily over specified ranges in increments of a basic time unit that depends on the oscillator period.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.