Vector computation unit in a neural network processor
US10074051B2 · kind B2 · utility
31Cited by
19References
16Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 22, 2016 |
| Grant date | Sep 11, 2018 |
| Priority date | — |
| Expiry date | Dec 22, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06N5/04
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A circuit for performing neural network computations for a neural network comprising a plurality of layers, the circuit comprising: activation circuitry configured to receive a vector of accumulated values and configured to apply a function to each accumulated value to generate a vector of activation values; and normalization circuitry coupled to the activation circuitry and configured to generate a respective normalized value from each activation value.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.