Accurate and fast in-service estimation of input bit error ratio of low density parity check decoders
US10078540B2 · kind B2 · utility
5Cited by
11References
18Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 13, 2014 |
| Grant date | Sep 18, 2018 |
| Priority date | — |
| Expiry date | Feb 29, 2036 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/612
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A device receives signals over a communication medium and uses a low density parity check decoder to decode data in the signals. A number of unsatisfied parity checks are counted prior to a first decoding iteration of the low density parity check decoder on a basis of log likelihood ratios computed from the signals. An operational characteristic of the low density parity check decoder is computed based on an accumulated number of unsatisfied parity checks.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.