Advanced programming verification schemes for memory cells
US10115476B2 · kind B2 · utility
0Cited by
12References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jul 28, 2016 |
| Grant date | Oct 30, 2018 |
| Priority date | — |
| Expiry date | Jul 28, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/50012
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for data storage includes receiving in a memory device data for storage in a group of memory cells. The data is stored in the group by performing a Program and Verify (P&V) process, which applies to the memory cells in the group a sequence of programming pulses and compares respective analog values of the memory cells in the group to respective verification thresholds. Immediately following successful completion of the P&V process, a mismatch between the stored data and the received data is detected in the memory device. An error in storage of the data is reported responsively to the mismatch.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.