Patent · US Active

FinFET-based ESD devices and methods for forming the same

US10163894B2 · kind B2 · utility

0Cited by
12References
20Claims
0Family size

Assignee

Inventors

Key dates

Filing dateFeb 12, 2018
Grant dateDec 25, 2018
Priority date
Expiry dateFeb 12, 2038

Classification

  • Technology area (CPC H)Electricity
  • CPC primaryH10D89/813

Abstract

A semiconductor device includes semiconductor fins on semiconductor strips on a substrate. The semiconductor fins are parallel to each other. A gate stack is over the semiconductor fins, and a drain epitaxy semiconductor region is disposed laterally from a side of the gate stack and on the semiconductor strips. A first dielectric layer is over the substrate, and the first dielectric layer has a first metal layer. A second dielectric layer is over the first dielectric layer, and the second dielectric layer has a second metal layer. Vias extend from the second metal layer and through the first dielectric layer, and the vias are electrically coupled to the drain epitaxy semiconductor region.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.