Cycle-by-cycle peak current limiting in current mode buck/boost converters
US10164535B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 24, 2017 |
| Grant date | Dec 25, 2018 |
| Priority date | — |
| Expiry date | Nov 24, 2037 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH02M1/0025
- WIPO fieldElectrical machinery, apparatus, energy
- WIPO sectorElectrical engineering
Abstract
An SMPS current mode control loop with an adjusted cycle-by-cycle peak current limit for buck and boost (and bidirectional buck/boost) regulators. An SMPS regulator can include a PWM driver to drive switching control signals with a PWM duty cycle to an output terminal OUT, and a PWM controller to control the PWM duty cycle based on a current mode control loop that includes slope compensation to provide a signal VPK corresponding to a current sense signal from a current sense terminal CS, based on sensed peak current through the energy storage element, superimposed with an injected slope compensation current corresponding to a predefined slope compensation based on PWM duty cycle. Adjusted peak limit circuitry generates a signal VLMT corresponding to an adjusted peak current limit based on a pre-defined peak current limit threshold for the energy storage element, including generating a peak limit adjustment current corresponding to the injected slope compensation current, and combining the peak limit adjustment current with the pre-defined peak current limit threshold so that VLMT is substantially constant.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.