Hybrid hardware and software implementation of transactional memory access
US10180903B2 · kind B2 · utility
0Cited by
5References
15Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 1, 2017 |
| Grant date | Jan 15, 2019 |
| Priority date | — |
| Expiry date | Apr 1, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/621
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Embodiments of the invention relate a hybrid hardware and software implementation of transactional memory accesses in a computer system. A processor including a transactional cache and a regular cache is utilized in a computer system that includes a policy manager to select one of a first mode (a hardware mode) or a second mode (a software mode) to implement transactional memory accesses. In the hardware mode the transactional cache is utilized to perform read and write memory operations and in the software mode the regular cache is utilized to perform read and write memory operations.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.