Control node for multi-core system
US10185502B2 · kind B2 · utility
0Cited by
353References
44Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | May 25, 2017 |
| Grant date | Jan 22, 2019 |
| Priority date | — |
| Expiry date | May 25, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F15/17331
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computing system with a plurality of nodes is disclosed. At least one of the plurality nodes includes an execution unit configured to execute an operation. An interconnection network is coupled to the plurality of nodes. The interconnection network is configured to provide interconnections among the plurality of nodes. A control node is coupled to the plurality of nodes via the network to manage the execution of the operation by the one or more of the plurality of nodes.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.