Dual-mode low-power low-jitter noise phased locked loop system
US10200189B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | May 25, 2017 |
| Grant date | Feb 5, 2019 |
| Priority date | — |
| Expiry date | May 25, 2037 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L7/0802
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A Dual-mode forward path PLL system and method are disclosed. The forward path PLL system includes a phase frequency detector (PFD) circuit including a first input node a second input node, a first output node a second output node, where the PFD receives a first input signal, a second input signal and generates a first output signal and second output signal, and where the first input signal is a reference frequency signal and the second input signal is a divided frequency value signal, a charge pump circuit including a third input node, a fourth input node and a third output node, where the third input node and the fourth input node are coupled to the first output node and the second output node of the PFD and where the Charge pump is programmable; and a loop filter circuit including a fifth input node and fourth output node, where the fifth input node is coupled to the third output node of the charge pump and where the loop filter circuit is programmable. In some aspects, the up-side switch and the down-side switch are current sources and the divided frequency value is signal is a fractional frequency value signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.