Memory device, memory controller, and control method thereof
US10216665B2 · kind B2 · utility
0Cited by
3References
19Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Nov 27, 2016 |
| Grant date | Feb 26, 2019 |
| Priority date | — |
| Expiry date | May 2, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/1694
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A control method includes detecting an operational command to a first memory unit, interrupting an operational status of a second memory unit, asserting the operational command corresponding to the first memory unit, and recovering the operational status of the second memory unit. The first memory unit and the second memory unit correspond to the same channel.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.