Instruction and logic for software hints to improve hardware prefetcher effectiveness
US10229060B2 · kind B2 · utility
0Cited by
4References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 5, 2016 |
| Grant date | Mar 12, 2019 |
| Priority date | — |
| Expiry date | Dec 5, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/6028
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Embodiments provide for a processor comprising a cache, a prefetcher to select information according to a prefetcher algorithm and to send the selected information to the cache, and a prefetch tuning buffer including tuning state for the set of candidate prefetcher algorithms, wherein the prefetcher is to adjust operation of the prefetcher algorithm based on the tuning state.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.