Methods and apparatus for multiple memory maps and multiple page caches in tiered memory
US10235291B1 · kind B1 · utility
10Cited by
6References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 20, 2016 |
| Grant date | Mar 19, 2019 |
| Priority date | — |
| Expiry date | Sep 20, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/7201
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Methods and apparatus for computer systems having first and second memory tier having regions, physical memory having page caches that are shareable with multiple ones of the regions in the first memory tier and the regions in the second memory tier, and virtual memory having mmaps of ones of the regions in the first memory tier and ones of the regions in the second memory tier, wherein the mmaps are associated with multiple ones of the pages caches.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.