Method, device, and system for implementing hardware acceleration processing
US10365830B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 17, 2017 |
| Grant date | Jul 30, 2019 |
| Priority date | — |
| Expiry date | Dec 1, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/206
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method, device, and system for implementing hardware acceleration processing, where the method includes memory mapping input/output (MMIO) processing being performed on a data buffer address of a hardware acceleration processor in order to obtain an address in addressing space of a central processing unit (CPU). In addition, a network adapter has a remote direct memory access (RDMA) or a direct memory access (DMA) function. Alternatively, a network adapter of a hardware acceleration device can directly send received data on which the hardware acceleration processing is to be performed to a hardware acceleration processor. In this way, resource consumption is reduced when the CPU of a computer device receives and forwards the data on which the hardware acceleration processing is to be performed, and in addition, storage space of a memory of the computer device is saved.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.