Input signal decoding circuit for receiver side in mobile industry processor interface C-Phy
US10374845B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 27, 2018 |
| Grant date | Aug 6, 2019 |
| Priority date | — |
| Expiry date | Jul 27, 2038 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L25/4917
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
An input signal decoding circuit for a receiver side in a mobile industry processor interface (MIPI) C-Phy is provided, which includes: an equalizer circuit module connected to a transmitter side of an MIPI via three signal wires and configured to sample signals of the signal wires to acquire a first data signal, a second data signal and a third data signal; a clock recovery circuit module configured to acquire an operating clock signal from the three data signals; a decoding circuit module configured to outputs a Flip signal, a Rotation signal and a Polarity signal based on the three data signals and the operating clock signal; and a serial-to-parallel conversion module configured to output 21-bit parallel data based on the Flip signal, the Rotation signal and the Polarity signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.