Safe execution in place (XIP) from flash memory
US10388392B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 8, 2017 |
| Grant date | Aug 20, 2019 |
| Priority date | — |
| Expiry date | May 19, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/42
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A device is provided that includes a processor, a flash memory configured to store error correcting code (ECC) blocks for execution in place (XIP) processing by the processor, wherein an ECC block includes a data block and an ECC code for the data block, a flash interface controller coupled to the flash memory, and an error correcting code (ECC) engine coupled between the processor and the flash interface controller, wherein the ECC engine is configured to receive a read command for the flash memory from the processor, to translate a read address to an ECC block address, to read the ECC block at the ECC block address from the flash memory via the flash interface controller, and to verify the ECC code in the read ECC block.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.