Scalable graphene nanoribbon arrays for digital transistors
US10490401B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Sep 7, 2016 |
| Grant date | Nov 26, 2019 |
| Priority date | — |
| Expiry date | Sep 11, 2036 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D62/126
- WIPO fieldSurface technology, coating
- WIPO sectorChemistry
Abstract
Methods for fabricating a graphene nanoribbon array in accordance with several embodiments of the present invention can include the steps of depositing PMMA dots on a substrate in an m×n grid, to selectively seed graphene flakes on the substrate by controlling the growth of the graphene flakes on the substrate during the graphene deposition. The methods can further include the steps of masking the graphene flake edges with an insulator layer, at a very low deposition time or at a lower precursor concentration, to ensure there are not enough insulator molecules to form a complete layer over the flakes, but only enough insulator to form around the flakes edges. Once the graphene flake edges are masked, the bulk graphene can be etched, and the masking insulator can be removed to expose the resulting graphene nanoribbon.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.