Patent · US Active

Method and computer system for fault tolerant data integrity verification of safety-related data

US10503582B2 · kind B2 · utility

1Cited by
4References
11Claims
0Family size

Assignee

Inventor

Key dates

Filing dateMar 2, 2018
Grant dateDec 10, 2019
Priority date
Expiry dateMar 16, 2038

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06F2201/82
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

A method for fault tolerant data integrity verification of safety-related data in a safety-related computer system is disclosed. The method includes a) randomly generating a set of at least two or more initial values, b) calculating, for each of the initial values, one specific CRC reference value, wherein each specific CRC reference value is calculated jointly from the safety-related data to be verified and the initial value associated with the specific CRC reference value, c) storing the pairs of initial value and associated specific CRC reference value, and d) following the steps a)-c), d1) randomly choosing an initial value out of the set of initial values generated in step a), d2) the non-safety-related hardware-engine calculating a CRC value jointly from the randomly chosen initial value and the safety-related data to be verified, d3) comparing the in step d2) calculated CRC value to the reference CRC value.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.