Hierarchical variable code rate error correction coding
US10509603B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 21, 2016 |
| Grant date | Dec 17, 2019 |
| Priority date | — |
| Expiry date | Jan 20, 2037 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/6393
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A system for hierarchical variable code rate error correction coding may include at least one circuit that is configured to identify a row of a hierarchical portion of a generator matrix that corresponds to a determined code rate, determine a number of information bits to apply to the hierarchical portion based at least on the identified row, and apply the determined number of information bits to the identified row. The circuit may be further configured to apply an output of the identified row to a subsequent row of the hierarchical portion, when the hierarchical portion includes a subsequent row, and apply an output of a last row of the hierarchical portion to a base portion of the generator matrix. The circuit may be further configured to provide a codeword output by the base portion of the generator matrix.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.