Circuit place and route optimization based on path-based timing analysis
US10534878B1 · kind B1 · utility
2Cited by
14References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Oct 25, 2017 |
| Grant date | Jan 14, 2020 |
| Priority date | — |
| Expiry date | Dec 12, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2119/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A graph-based analysis (GBA) output is obtained comprising timing information pertaining to a plurality of paths in an integrated circuit. A path-based analysis (PBA) is performed on the GBA output to analyze timing of the plurality of paths and generate a set of improved timing results; wherein the physical measurements used by the PBA are more accurate than the physical measurements used by the GBA. The PBA result is output to an optimizer to automatically adjust the circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.