Computing in parallel processing environments
US10545905B1 · kind B1 · utility
1Cited by
23References
25Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 12, 2017 |
| Grant date | Jan 28, 2020 |
| Priority date | — |
| Expiry date | Oct 23, 2037 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D10/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computing system comprises one or more core processors coupled to a communication network among the cores via a switch in each core and switching circuitry to forward data among cores and switches. Features include a programmable classification processor for directing packets, techniques for managing virtual functions on an IO accelerator card, packet scheduling techniques, multi-processor communication using shared FIFOs, programmable duty cycle adjustment and delay adjustment circuits, a new class of instructions that use a ready bit, and cache coherence and memory ordering techniques.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.