Heterogeneous multi-processor device and method of enabling coherent data access within a heterogeneous multi-processor device
US10628352B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Jul 19, 2016 |
| Grant date | Apr 21, 2020 |
| Priority date | — |
| Expiry date | Jan 20, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/4881
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A heterogeneous multi-processor device having a first processor component arranged to issue a data access command request, a second processor component arranged to execute a set of threads, a task scheduling component arranged to schedule the execution of threads by the second processor component, and an internal memory component. In response to the data access command request being issued by the first processor component, the task scheduling component is arranged to wait for activities relating to the indicated subset of threads to finish, and when the activities relating to the indicated subset of threads have finished to load a command thread for execution by the second processor component, the command thread being arranged to cause the second processor component to read the indicated data from the at least one region of memory and make the read data available to the first processor component.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.