Addressable test chip with multiple-stage transmission gates
US10725101B2 · kind B2 · utility
0Cited by
2References
20Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Apr 8, 2019 |
| Grant date | Jul 28, 2020 |
| Priority date | — |
| Expiry date | Apr 8, 2039 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D10/00
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A test apparatus for testing electrical parameters of a target chip, the apparatus including: a function generator; a switch matrix module; a plurality of source measurement units (SMUs); at least one of the SMUs is configured to provide power supply for the target chip; at least one of the SMUs is coupled to the switch matrix module; and at least two of said SMUs are test SMUs coupled to ports of the target chip and the function generator.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.