Flip-flop with a metal programmable initialization logic state
US10804885B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 16, 2019 |
| Grant date | Oct 13, 2020 |
| Priority date | — |
| Expiry date | Oct 16, 2039 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D84/975
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A standard cell layout for a data storage circuit includes a latch and an initialization circuit. Metallization levels over the standard cell layout support circuit interconnections. At least one metallization level is provided for metal programming of an initialization configuration of the data storage circuit. The at least one metallization level may have: a first wiring layout for interconnecting the initialization circuit to the latch for configuration programming of the data storage circuit as an initialization in reset device (assertion of an initialization signal causing the data storage circuit data output to be reset), or a second wiring layout for interconnecting the initialization circuit to the latch for configuration programming of the data storage circuit as an initialization in set device (assertion of the initialization signal causing the data storage circuit data output to be set).
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.