Standby voltage condition for fast RF amplifier bias recovery
US10819288B2 · kind B2 · utility
3Cited by
91References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Feb 22, 2019 |
| Grant date | Oct 27, 2020 |
| Priority date | — |
| Expiry date | Feb 22, 2039 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03F2200/453
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are possible where the amplifier is configured to operate in at least an active mode and a standby mode. Circuital arrangements can reduce bias circuit standby current during operation in the standby mode while allowing a quick recovery to normal operating conditions of the amplifier. Biasing an input transistor of the stacked transistors can be obtained by using a replica stack circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.