Reconfigurable digital predistortion circuit
US10826616B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 5, 2019 |
| Grant date | Nov 3, 2020 |
| Priority date | — |
| Expiry date | Apr 5, 2039 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B2001/0425
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A system comprises a digital predistortion circuit comprising: a first quantity of delay circuits configured to delay a signal to be predistorted; a second quantity of filter tap circuits, wherein the second quantity is smaller than the first quantity; and a delay-to-filter-taps mapping circuit that is operable to map each output of a first subset of the delay circuits to a corresponding input of the filter tap circuits. The system may comprise circuitry operable to select which of the first quantity of delay circuits is in the first subset. The selection of which of the first quantity of delay circuits is in the first subset may be based on a temperature measurement. The digital predistortion circuit may comprise cross-term generation circuitry operable to generate cross-term signals corresponding to the cross products of multiple, differently-delayed versions of a signal input to the digital predistortion circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.