Patent · US Active

Array substrate and display panel thereof

US10866477B2 · kind B2 · utility

0Cited by
0References
16Claims
0Family size

Assignee

Inventors

Key dates

Filing dateJul 31, 2018
Grant dateDec 15, 2020
Priority date
Expiry dateJul 31, 2038

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG02F2203/02
  • WIPO fieldOptics
  • WIPO sectorInstruments

Abstract

An array substrate and a display panel are provided. The array substrate includes a base layer, a first metal layer, a first insulating layer, a second metal layer, a second insulating layer, a first electrode layer, and a reflective layer successively stacked along a direction perpendicular to a plane in which the base layer is located. The second metal layer is used to form a source and a drain of a thin film transistor. The first electrode layer is used to form a pixel electrode. The second insulating layer is provided with a through-hole. The pixel electrode is connected to the drain of the thin film transistor through the through-hole. The reflective layer is provided with a first through-hole, and an orthographic projection of the first through-hole onto the base layer covers an orthographic projection of the through-hole onto the base layer.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.