Execution of data-parallel programs on coarse-grained reconfigurable architecture hardware
US11003458B2 · kind B2 · utility
1Cited by
0References
28Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jan 27, 2020 |
| Grant date | May 11, 2021 |
| Priority date | — |
| Expiry date | Jan 27, 2040 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/4881
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A GPGPU-compatible architecture combines a coarse-grain reconfigurable fabric (CGRF) with a dynamic dataflow execution model to accelerate execution throughput of massively thread-parallel code. The CGRF distributes computation across a fabric of functional units. The compute operations are statically mapped to functional units, and an interconnect is configured to transfer values between functional units.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.