System and method for continuously verifying device state integrity
US11018693B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Jun 24, 2019 |
| Grant date | May 25, 2021 |
| Priority date | — |
| Expiry date | Jun 24, 2039 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L63/123
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Various embodiments of the invention relate to continuously verifying semiconductor device state integrity. A counter is combined to form part of the Cyclic Redundancy Check (CRC) calculation for control register within the semiconductor device. The counter is initialized to zero and resets after a predetermined number of cycles. The counter value is added to the currently calculated CRC value to get a combined CRC value. Every time a CRC value is calculated for the register bank, the counter value is updated, e.g. incremented. If the CRC calculation is repeated enough times, the counter value will reach its maximum value, and then roll over to its initial value of zero. If no errors occur in the register bank, the combined CRC value at the rolling over point will match an initial combined CRC value. Such a repetitive pattern of the combined CRC value may be used to continuously monitor control register integrity.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.