Lazy increment for high frequency counters
US11080202B2 · kind B2 · utility
0Cited by
3References
25Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 30, 2017 |
| Grant date | Aug 3, 2021 |
| Priority date | — |
| Expiry date | Dec 2, 2039 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/621
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computing apparatus, including: a processor; a pointer to a counter memory location; and a lazy increment counter engine to: receive a stimulus to update the counter; and lazy increment the counter including issuing a weakly-ordered increment directive to the pointer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.