Embedded antenna array metrology systems and methods
US11114757B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Sep 28, 2018 |
| Grant date | Sep 7, 2021 |
| Priority date | — |
| Expiry date | Jul 27, 2039 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04B17/12
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
An antenna array testing circuit can include a circuitry including a plurality of memory registers, a testing sequence generation logic, and a testing control logic. The memory registers can store, for each antenna element of a plurality of antenna elements of the phased antenna array, a corresponding antenna element ID. The memory registers can store a testing step ID indicative of a testing step of a sequence of testing steps. The testing sequence generation logic can determine, for each antenna element of the phased antenna array, using the corresponding antenna element ID and the testing step ID, a corresponding testing signal indicative of a testing state of the antenna element during the testing step. The testing control logic can cause each antenna element the phased antenna array to be configured according to the corresponding testing signal during the testing step.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.