Assymetric allocation of SRAM and data layout for efficient matrix multiplication
US11138291B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Sep 26, 2017 |
| Grant date | Oct 5, 2021 |
| Priority date | — |
| Expiry date | Sep 26, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F17/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Techniques are described herein for performing efficient matrix multiplication in architectures with scratchpad memories or associative caches using asymmetric allocation of space for the different matrices. The system receives a left matrix and a right matrix. In an embodiment, the system allocates, in a scratchpad memory, asymmetric memory space for tiles for each of the two matrices as well as a dot product matrix. The system proceeds with then performing dot product matrix multiplication involving the tiles of the left and the right matrices, storing resulting dot product values in corresponding allocated dot product matrix tiles. The system then proceeds to write the stored dot product values from the scratchpad memory into main memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.