Field programmable gate array (FPGA) having dissimilar cores
US11157673B2 · kind B2 · utility
0Cited by
10References
11Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Dec 16, 2019 |
| Grant date | Oct 26, 2021 |
| Priority date | — |
| Expiry date | Dec 16, 2039 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/392
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A field programmable gate array (FPGA) having at least first and second processing circuits implemented thereon. Each of the first and second processing circuits comprises a numerical core and associated peripheral components. The numerical core in the first processing circuit is dissimilar to the numerical core in the second processing circuit. The first and second processing circuits are segregated from each other in floorplan view.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.