Coarse-grain reconfigurable array processor with concurrent handling of multiple graphs on a single grid
US11175922B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 1, 2020 |
| Grant date | Nov 16, 2021 |
| Priority date | — |
| Expiry date | Jun 1, 2040 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F15/825
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A processor includes a compute fabric and a controller. The compute fabric includes an array of compute nodes and interconnects that configurably connect the compute nodes. The controller is configured to receive at least first and second different Data-Flow Graphs (DFGs), each specifying code instructions, and to configure at least some of the compute nodes and interconnects in the compute fabric to concurrently execute the code instructions specified in the first and second DFGs, and send to the compute fabric multiple first threads that execute the code instructions specified in the first DFG and multiple second threads that execute the code instructions specified in the second DFG, thereby causing the compute fabric to execute, at least during a given time interval, both code instructions specified in the first DFG and code instructions specified in the second DFG.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.