Analog-to-digital converter with auto-zeroing residue amplification circuit
US11177821B1 · kind B1 · utility
2Cited by
9References
42Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 11, 2020 |
| Grant date | Nov 16, 2021 |
| Priority date | — |
| Expiry date | Aug 11, 2040 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M1/466
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Disclosed herein are some examples of analog-to-digital converters (ADCs) that can perform auto-zeroing with amplifying a signal for improvement of a signal-to-noise ratio. The ADCs may produce a first digital code to represent an analog input signal and a second digital code based on a residue from the first digital code, and may combine the first digital code and the second digital code to produce a digital output code to represent the analog input signal. The ADC may utilize a first observation and a second observation of an analog residue value representing the residue to produce the second digital code.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.