Processor hardware and instructions for SHA3 cryptographic operations
US11222127B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 10, 2019 |
| Grant date | Jan 11, 2022 |
| Priority date | — |
| Expiry date | Jul 8, 2040 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L2209/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A microcoded processor instruction may invoke a number of microinstructions to perform a round of a SHA3 operation using a circuit that includes a first stage circuit to perform a set of first bitwise XOR operations on a set of five input blocks to yield first intermediate output blocks; perform a set of second bitwise XOR operations on a first intermediate block and a rotation of another first intermediate block to yield second intermediate blocks; and perform a set of third bitwise XOR operations on a second intermediate block and an input block to yield third intermediate blocks. The circuit further includes a second stage circuit to rotate bits within each of the third intermediate blocks to yield a set of fourth intermediate blocks, and a third stage circuit to perform an affine mapping on bits within each of the fourth intermediate blocks to yield a set of output blocks.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.