Stacked memory device and operating method thereof
US11232029B2 · kind B2 · utility
0Cited by
11References
19Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 26, 2020 |
| Grant date | Jan 25, 2022 |
| Priority date | — |
| Expiry date | Aug 26, 2040 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D10/00
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
According to some example embodiments of the inventive concepts, there is provided a method of operating a stacked memory device including a plurality of memory dies stacked in a vertical direction, the method including receiving a command and an address from a memory controller, determining a stack ID indicating a subset of the plurality of memory dies by decoding the address, and accessing at least two memory dies among the subset of memory dies corresponding to the stack ID such that the at least two memory dies are non-adjacent.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.