Reduced-leakage apparatus for sampling electrical signals and associated methods
US11264111B2 · kind B2 · utility
0Cited by
15References
20Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Aug 14, 2017 |
| Grant date | Mar 1, 2022 |
| Priority date | — |
| Expiry date | Aug 14, 2037 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K17/687
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus includes a sample-and-hold (S/H) circuit. The S/H circuit includes a first switch coupled to provide an input signal to be sampled, and a second switch coupled to the first switch and to a first capacitor. The S/H circuit further includes a third switch coupled to the second switch and to a second capacitor, and a fourth switch to selectively couple to ground a node between the first and second switches.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.