Semiconductor device having interconnection lines with different linewidths and metal patterns
US11270944B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 28, 2020 |
| Grant date | Mar 8, 2022 |
| Priority date | — |
| Expiry date | Jul 28, 2040 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D84/0193
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A semiconductor device includes transistors on a substrate, a first interlayered insulating layer on the transistors, first and second lower interconnection lines in an upper portion of the first interlayered insulating layer, and first and second vias on the first and second lower interconnection lines, respectively. Each of the first and second lower interconnection lines includes a first metal pattern. The first lower interconnection line further includes a second metal pattern, on the first metal pattern with a metallic material different from the first metal pattern. The second metal pattern is absent in the second lower interconnection line. The second via includes first and second portions, which are in contact with respective top surfaces of the first interlayered insulating layer and the second lower interconnection line, and the lowest level of a bottom surface of the second portion is lower than that of a bottom surface of the first via.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.