Patent · US Active

System and method to reduce address range scrub execution time in non-volatile dual inline memory modules

US11334427B2 · kind B2 · utility

0Cited by
9References
20Claims
0Family size

Assignee

Inventors

Key dates

Filing dateJan 29, 2021
Grant dateMay 17, 2022
Priority date
Expiry dateJan 29, 2041

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG11C2029/4402
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

A non-volatile dual in-line memory module (NVDIMM) instantiates first and second partitions of non-volatile memory. The first partition is reserved and is not accessible to an operating system instantiated. The second partition is accessible to the operating system. A processor detects a first bad memory location in the second partition, stores a first system physical address of the first bad memory location to a system bad memory locations list, and stores a first DIMM physical address of the first bad memory location to a first NVDIMM bad memory locations list in the first partition.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.