Fault attack resistant cryptographic systems and methods
US11349635B2 · kind B2 · utility
0Cited by
0References
10Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Oct 8, 2019 |
| Grant date | May 31, 2022 |
| Priority date | — |
| Expiry date | Feb 2, 2040 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L2209/12
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
Described herein are systems and methods that prevent against fault injection attacks. In various embodiments this is accomplished by taking advantage of the fact that an attacker cannot utilize a result that has been faulted to recover a secret. By using infective computation, an error is propagated in a loop such that the faulted value will provide to the attacker no useful information or information from which useful information may be extracted. Faults from a fault attack will be so large that a relatively large number of bits will change. As a result, practically no secret information can be extracted by restoring bits.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.