Methods, devices, and media for reducing register pressure in flexible vector processors
US11397580B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Sep 17, 2020 |
| Grant date | Jul 26, 2022 |
| Priority date | — |
| Expiry date | Sep 17, 2040 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3856
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Methods, devices and media for reducing register pressure in flexible vector processors are described. In various embodiments described herein, methods, devices and media are disclosed that selectively re-scalarize vector instructions in a sequence of instructions such that register pressure is reduced and thread level parallelism is increased. A compiler may be used to perform a first method to partially or fully scalarize vectorized instructions of a code region of high register pressure. A compiler may be used to perform a second method to fully scalarize a sequence of vectorized instructions while preserving associations of the scalar instructions with their original vectorized instructions; the scalar instructions may then be scheduled and selectively re-vectorized. Devices executing code compiled with either method are described, as are processor-readable media storing code compiled by either method.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.