Memory device adjusting duty cycle and memory system having the same
US11423971B2 · kind B2 · utility
4Cited by
12References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 29, 2021 |
| Grant date | Aug 23, 2022 |
| Priority date | — |
| Expiry date | Dec 29, 2041 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/409
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory device includes a clock receiver configured to receive, from a memory controller, a write clock that is used to receive write data during a data write operation, a duty monitor configured to generate first monitoring information by monitoring a duty of the write clock, and a duty adjuster configured to adjust the duty of the write clock in response to a duty control signal and output an adjusted write clock. The memory device provides the first monitoring information to the memory controller, and receives the duty control signal, generated using the first monitoring information, from the memory controller.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.