Demultiplexing circuit, multiplexing circuit, and channelizer relay unit
US11456812B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 5, 2018 |
| Grant date | Sep 27, 2022 |
| Priority date | — |
| Expiry date | May 10, 2039 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J1/05
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A multi-stage demultiplexing circuit in which a plurality of circuits each combining a selector and a frequency decimation circuit are connected is included. The selector selects one of input signals based on a control signal, and generates a plurality of output signals. The plurality of output signals output from the selector are input to the frequency decimation circuit, and the frequency decimation circuit performs frequency conversion processing, low pass filter processing, and down-sampling processing based on a control signal to generate an output signal. Two or more reception signals are input to the multi-stage demultiplexing circuit, and the multi-stage demultiplexing circuit executes demultiplexing processing based on a control signal so that an output signal that includes an unused band portion is prevented from being output downstream.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.