Method and apparatus for vertical layered decoding of quasi-cyclic low-density parity check codes using predictive magnitude maps
US11496155B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 6, 2021 |
| Grant date | Nov 8, 2022 |
| Priority date | — |
| Expiry date | Apr 6, 2041 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/1168
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for decoding quasi-cyclic LDPC codes using a vertical layered iterative message passing algorithm. The algorithm of the method improves the efficiency of the check node update by using one or more additional magnitudes, predicted with predictive magnitude maps, for the computation of messages and update of the check node states. The method allows reducing the computational complexity, as well as the storage requirements, of the processing units in the check node update. Several embodiments for the apparatus are presented, using one or more predictive magnitude maps, targeting significant savings in resource usage and power consumption, while minimizing the impact on the error correction performance loss.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.