Extended sync network
US11637682B2 · kind B2 · utility
0Cited by
0References
17Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jul 14, 2021 |
| Grant date | Apr 25, 2023 |
| Priority date | — |
| Expiry date | Jul 14, 2041 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L49/25
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus is provided for converting the form in which a synchronisation request for a barrier synchronisation is provided. The synchronisation request is provided from a first synchronisation circuitry to a second synchronisation circuitry by asserting one of a set of separate signals that may each correspond to a bit in a register or a signal on a wire. The second synchronisation circuitry provides for the packetisation of the sync request by sending a packet comprising the sync request over a network to be received at a further subsystem.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.