Chip antenna module array
US11646504B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 7, 2022 |
| Grant date | May 9, 2023 |
| Priority date | — |
| Expiry date | Apr 7, 2042 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01Q21/28
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A chip antenna module array includes a first chip antenna module including: a first solder layer disposed below a first dielectric layer; a first feed via disposed in the first dielectric layer; a first patch antenna pattern disposed above the first dielectric layer and having a first resonant frequency; and a first coupling pattern spaced apart from the first patch antenna pattern, and not vertically overlapping the first patch antenna pattern. The chip antenna module array includes a second chip antenna module including: a second solder layer disposed below a second dielectric layer; a second feed via disposed in the second dielectric layer; a second patch antenna pattern disposed above the second dielectric layer and having a second resonant frequency; and a second coupling pattern disposed above and vertically overlapping the second patch antenna pattern. The first and second chip antenna modules are disposed spaced apart on a connection member.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.