Switched capacitor integrator circuit with reference, offset cancellation and differential to single-ended conversion
US11867773B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 1, 2020 |
| Grant date | Jan 9, 2024 |
| Priority date | — |
| Expiry date | Oct 8, 2041 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06G7/184
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A dual integrator system comprises two integrators, an output stage, and a switching network. The first and second integrators receive a differential Hall sensor signal and a reference voltage. The first integrator outputs a first integrator signal based on the differential Hall sensor and the reference voltage. The second integrator outputs a second integrator signal based on the differential Hall sensor signal and the reference voltage. The first integrator comprises a first offset cancellation feedback loop, and the second integrator comprises a second offset cancellation feedback loop. The switching network is coupled to the first and second integrators and to the output stage, and alternates which of the first and second integrators is coupled to the output stage. In some embodiments, the first and second integrators each perform a reset operation, a sampling operation, an integration operation, a differential to single-ended conversion operation, and a holding operation.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.