Hybrid analog/digital equalizer architecture for high-speed receiver
US11876649B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 20, 2022 |
| Grant date | Jan 16, 2024 |
| Priority date | — |
| Expiry date | Feb 11, 2042 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L2025/03433
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
Equalization circuitry for a data channel in an integrated circuit device includes an analog equalization stage coupled to the data channel, and a digital signal processing stage downstream of the analog equalization stage. The digital signal processing stage generates control signals to control the analog equalization stage, and includes a digital equalization stage that operates on output of the analog equalization stage. The analog equalization stage may further include an enhanced processing stage for optical signals, which may be selectably coupled to the analog equalization stage. The analog equalization stage may include at least one feed-forward or feedback equalization stage, and a decision stage that outputs decision signals at one of a first plurality of signal levels. The enhanced processing stage operates on the decision signals to output enhanced decision signals at one of a second plurality of signal levels of higher resolution than the first plurality of signal levels.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.