Tolerant PCS for accurate timestamping in disaggregated network elements and synchronization method
US11888587B2 · kind B2 · utility
0Cited by
6References
15Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jul 15, 2021 |
| Grant date | Jan 30, 2024 |
| Priority date | — |
| Expiry date | Aug 2, 2041 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04W92/04
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A network element includes a port; and a device with circuitry configured to encode data for communication to a second device via a plurality of physical channels, and utilize one of the plurality of physical channels as a dedicated timing channel with encoding thereon different from encoding on the other plurality of physical channels, and interface encoded data via the plurality of physical channels with the port for transmission and reception with a second device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.